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Abstract	
	
The	 recent	 development	 of	 semiconductor	 technology	 has	 achieved	
downsized,	large‐scaled	and	low‐power	VLSI	(Very	Large‐Scale	Integration)	
systems.	However,	 it	makes	 the	soft	error	 issue	more	serious.	Soft	errors	
occur	due	 to	a	 transient‐induced	event	 caused	by	 striking	of	high	energy	
neutron	 radiation	 from	 cosmic	 rays.	 The	 striking	 on	 the	 silicon	 bulk	
generates	 electrons	 and	 holes,	which	 are	 collected	 at	 a	 drain	 node.	 The	
collected	 electrons	 or	holes	 lead	 to	 transient	 voltage.	As	 a	 result,	 values	
erroneously	change	in	storage	elements,	such	as	memory.	Traditionally	only	
soft	errors	on	memory	system	have	been	serious.	However,	in	recent	VLSI	
systems,	 soft	 errors	 on	 logic	 circuit	 as	well	 as	memory	 system	 are	 also	
serious	because	recent	VLSIs	do	not	tolerate	pulses	with	a	short	period	of	
time	vibration	phenomenon.	To	resolve	 this	 issue,	researchers	 (including	
the	 authors'	 group)	 have	 presented	 several	 soft	 error	 tolerate	 schemes.	
Most	of	 them	provide	only	simulation	results;	 it	 is	not	known	 that	which	
scheme	 is	 best	 in	 actual	 devices.	We	 are	making	 experimentation	 on	 an	
actual	device.	In	this	experimentation,	several	flip‐flops	are	mounted	on	the	
actual	device;	 the	mounted	 flip‐flops	consist	of	several	existing	soft	error	
hardened	latches,	such	as	DICE,	and	normal	latches	not	hardened.	Neutron	
beam	is	delivered	to	the	device.	The	device	is	observed	by	an	observation	
equipment	mounted	on	Raspberry	Pi	during	radiation.	
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1. INTRODUCTION	
		 The	recent	development	of	semiconductor	technology	has	achieved	downsized,	
large‐scaled	 and	 low‐power	 VLSI	 (Very	 Large‐Scale	 Integration)	 systems.	 However,	 it	
makes	the	soft	error	issue	more	serious.	The	soft	error	is	a	transient‐induced	event	on	
memory	and	logic	circuits	caused	by	striking	of	α‐rays	emitted	from	the	package	and	high	
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energy	neutron	radiation	from	cosmic	rays	[1],	 [2],	 [3].The	striking	on	the	silicon	bulk	
generates	electrons	and	holes,	which	are	collected	at	a	drain	node.	The	collected	electrons	
or	holes	lead	to	transient	voltage	[4].	
	
	 Traditionally	only	soft	errors	on	memory	system	have	been	a	serious	issue;	error‐
correcting	codes	have	been	widely	studied	and	used	to	tolerate	the	soft	errors.	However,	
in	 recent	VLSI	 systems,	 soft	 errors	on	 logic	 circuit	 as	well	 as	memory	 system	are	also	
serious	 issue	 because	 recent	 VLSIs	 do	 not	 tolerate	 pulses	with	 a	 short	 period	 of	 time	
vibration	phenomenon	[1],	[2],	[5].	So,	several	soft	error	tolerate	schemes	for	logic	circuits	
have	been	proposed.	Logic	circuits	consist	of	combinational	parts	and	latches.	For	errors	
on	 combinational	 parts,	 several	 error	 tolerant	 schemes	 have	 been	proposed,	 e.g.	Dual	
Interlocked	 storage	 Cell(DICE)	 [6],	 [7],	 [8],	 [9],	 duplication	 using	 C‐elements[10],	
[11],duplication	using	XOR	gates	[11]	and	duplicated	feedback	loop	[12].The	inter	storage	
cell	 (DICE)[7]and	 the	 latches	 proposed	 in	 [12],	 [13]have	 duplicated	 and	 interlocking	
feedback	loops	and	use	high	impedance	states.	If	particles	strike	a	line	on	the	feedback	
loops,	some	lines	on	the	loops	become	high‐impedance	states.	Despite	that,	the	lines	in	
high‐impedance	states	continue	to	store	correct	values	using	the	parasitic	capacitance.	An	
S/D	 latch	of	 [14]	uses	RC	 filtering	prevents	 feedback	 loops	 from	stabilizing	erroneous	
values	flipped	by	particle	striking	feedback	loops.	In	the	SDT	latch	of	[15],	the	transistors	
on	feedback	loops	are	duplicated	to	prevent	them	from	incorrectly	conducting	between	
the	loop	and	Vss	/	Vdd.		
	
	 For	 errors	 on	 latches,	 several	 soft	 error	 hardened	 (SEH)	 latches	 have	 been	
proposed.	The	Cosmic‐Ray	immune	(CRI)	Latch	[16]	is	one	of	SEH	Latches,	the	CRI	latch	
accomplishes	good	trade‐off	between	area	and	error	tolerant	capability.	The	evaluation	
in	 [16]	 provides	 not	 only	 simulation	 results	 but	 also	 results	 obtained	 by	 actual	
experiments	including	radiation	tests.	The	results	suggest	that	the	latch	have	a	sufficiently	
high	 SEU	 tolerant	 capability	 for	 use	 in	 sub‐90	 nm	 technologies	 through	 they	 cannot	
tolerate	some	errors.	The	authors	group	presented	soft	error	tolerant	 latches	allowing	
enhanced	scan	delay	fault	testing	by	adding	transistors	to	the	CRI	[16].	The	paper	[17]	
presented	latches	with	higher	critical	charge	than	[16]	by	adding	transistors	to	the	latches	
of	[16].	
	
	 This	 paper	 presents	 the	 background	 and	 setup	 of	 the	 experimentation	 on	 an	
actual	device.	 In	this	experimentation,	several	 flip‐flops	consisting	of	 the	 latches:	DICE	
latch,	 CRI	 latch,	 the	 latch	 of	 [14],	 are	mounted	 on	 an	 actual	 device.	 Neutron	 beam	 is	
delivered	to	the	device.	The	device	is	observed	by	an	observation	equipment	mounted	on	
Raspberry	Pi	during	radiation;	the	number	of	flip‐flops	in	which	stored	values	change	due	
to	soft	error.		
	
{This	paper	is	organized	as	follows.	Section	II	introduces	related	works	as	preliminaries.	
Section	 III	 provides	 the	 construction	 and	 features	 of	 the	 proposed	 latch.	 Section	 IV	
presents	the	simulation	and	evaluation	results.	Finally,	Section	V	concludes	the	paper.}	
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2. PRELIMINARIES	
2.1. Soft	error	
	 	A	soft	error	is	a	bit	upset	that	is	caused	by	striking	of	α‐particle	and	neutron	in	a	
circuit.	The	striking	may	causes	a	nuclear	reaction	at	transistors;	holes	and	electrons	are	
generated	in	the	transistor.	The	generated	holes	and	electrons	are	accumulated	in	a	drain	
node,	leading	an	upset.	The	effect	of	the	upset	can	be	propagated	to	the	whole	circuits.	A	
soft	 error	 occurs	 if	 the	 charge	 of	 the	 particles	 is	 beyond	 an	 expected	 range,	 called	 as	
critical	 charge.	 In	 other	 words,	 high	 critical	 charge	 means	 a	 high	 soft	 error	 tolerant	
capability.	
	
	 The	direction	of	soft	errors	is	determined	by	types	of	transistors	(NMOS	or	PMOS)	
a	particle	strikes.	If	a	particle	strikes	a	PMOS	transistor,	it	is	possible	that	an	error	from	0	
to	 1	 occur	 at	 the	 source	 /	 drain	 of	 the	 transistor;	 however	 errors	 with	 the	 opposite	
direction	(from	1	to	0)	never	occur	at	the	source	/	drain.	Similarly,	if	a	particle	strikes	a	
NMOS	transistor,	only	errors	with	 the	direction	 from	1	 to	0	occur	at	source	/	drain	of	
transistor.	
	
2.2 Soft	error	hardened	latch	
	 Figure	1	shows	the	construction	of	normal	latch.	This	latch	has	two	inputs	D,	CLK	
and	CLKB.	D	is	a	normal	input.	CLK	is	a	clock	input	and	CLKB	is	an	inverted	clock	input.	
The	latch	can	store	value	1	or	0	and	has	two	states:	set	and	reset.	But	the	normal	latch	
typically	does	not	tolerate	soft	error.	
	
	 Here	we	 introduces	 four	conventional	 soft	error	 tolerant	schemes:	Cosmic‐Ray	
Immune	(CRI)	Latch	[16],	Soft	Error	Tolerant	Latch	Allowing	Enhanced	Scan	Delay	Fault	
Testing	 [17]	and	Soft	Error	Tolerant	Latch	 for	Enhanced	Scan	Delay	Testing	with	high	
critical	charge	[18].	These	latches	tolerate	soft	errors	occurring	on	the	latch;	errors	on	
combinational	parts	of	logic	circuits	are	not	supported.	
	
Fig	1.	Normal	Latch	
		
CLK
CLKB
CLKB
CLK
Node_A
Node_B
31 
 
1) Cosmic‐Ray	Immune	Latch	[16]	
	 Figure	2	shows	the	construction	of	the	CRI	latch	[16].The	latch	has	three	inputs	D,	
CK	and	CKB.	D	is	a	normal	input.	CK	is	a	clock	input	and	CKB	is	an	inverted	clock	input.The	
latch	has	three	nodes	PDH,	NDH	and	DH	to	store	a	value,	and	two	feedback	loops,	a	PDH‐
DH	loop	and	a	NDH‐DH	loop.	The	PDH‐DH	loop	passes	through	PMOS	transistors	P2,	P3	
and	P6;	the	NDH‐DH	passes	through	NMOS	transistors	N3,	N2	and	P6.	These	two	loops	
keep	the	same	value	unless	a	soft	error	occurs.	PDH	is	connected	to	the	source	/drain	of	
only	PMOS	transistors	P1,	P2	and	P3:	it	is	not	connected	to	the	source	/	drain	of	any	NMOS	
transistors.	As	mentioned	in	II.A,	errors	from	1	to	0	never	occur	at	the	source	/	drain	of	
PMOS	transistors.	So,	such	errors	never	occur	at	PDH.	Similarly,	NDH	is	connected	to	the	
source	/	drain	of	only	NMOS	transistors	N1,	N3	and	N2.	So,	errors	from	0	to	1	never	occur	
at	NDH.	DH	is	connected	to	the	source	/	drain	of	both	PMOS	and	NMOS	transistors	P4,	N4,	
P5,	N5,	P6	and	N6;	errors	with	both	direction	can	occur	at	DH.		
	
	 The	latch	tolerates	a	soft	error	on	the	latch	as	follow:	As	mentioned	previously,	
soft	errors	from	1	to	0	never	occur	at	PDH.	If	an	error	from	0	to	1	occurs	at	PDH,	the	errors	
turns	P6	off	and	N2	on.	Because	P6	turns	off,	DH	is	in	a	high‐impedance	state	transiently;	
the	parasitic	capacitance	at	DH	keeps	the	correct	value.	Although	N2	turns	on,	this	does	
not	affect	DH	because	N3	is	in	an	off‐state.	In	summary,	the	error	is	not	propagated	to	DH	
or	NDH.	After	a	while,	the	flipped	value	at	PDH	is	dis‐charged	through	P2	and	P3,	which	
are	controlled	by	correct	values	at	NDH	and	DH	and	are	in	on‐state.	Similarly	the	CRI	latch	
tolerate	soft	errors	occurring	at	NDH.	
	
	 Soft	errors	on	DH	affect	the	output	node	Q	because	DH	is	connected	to	Q	through	
the	inverter	which	consists	of	P7	and	N7.	So	the	value	of	Q	charges	to	the	incorrect	one	
temporarily.	In	addition	it	charges	the	state	of	P3	and	N3.	For	example	the	correct	value	
of	DH	is	one,	the	error	turns	P3	off	and	N3	on.	However,	it	does	not	affect	NDH	because	
N2	is	in	an	off‐state.	The	off‐state	of	P3	makes	DH	be	in	a	high‐impedance	state	transiently;	
however	the	parasitic	capacitance	at	DH	keeps	the	correct	value.	In	summary	the	error	
does	not	affect	the	value	of	NDH	or	PDH.	Finally,	the	error	is	corrected	through	P6	or	N6,	
which	are	controlled	by	correct	values	at	PDH	and	NDH.	
	 	
	 In	summary,	the	CRI	is	capable	of	tolerating	all	possible	soft	error	occurring	at	
single	nodes	in	the	latch.	
	
2)	Soft	Error	Tolerant	Latch	Allowing	Enhanced	Scan	Delay	Fault	Testing		
	 Figure3	shows	the	construction	of	the	latch	of	[17]. 	This	latch	not	only	tolerates	
soft	errors	but	also	allows	enhanced	scan	testing.	We	can	obtain	the	latch	by	adding	four	
transistors	P8,	P9,	N8	and	N9	to	the	CRI	latch	[16]	to	achieve	enhanced	scan	design.	The	
latch	has	two	control	inputs	CNF	and	CNFB	and	two	scan	outputs	SCO‐PDH	and	SCO‐NDH.	
The	latch	supports	two	operations,	namely	system	and	scan‐shift	operations,	which	CNF	
and	CNFB	 controls.	 If	CNF=0	and	CNFB=1,	 the	 latch	does	 system	operations,	 the	 latch	
works	in	the	same	way	as	the	original	CRI	latch.	If	CNF=1	and	CNFB=0,	the	latch	does	scan‐
shift	operations.	The	latch	is	divided	into	two	latches	and	works	as	slave	and	extra	latches	
of	enhanced	scan	FF.	The	divided	latches	cannot	tolerate	soft	errors.	
	
3)	Soft	Error	Tolerant	Latch	for	Enhanced	Scan	Delay	Testing	with	high	critical	charge		
	 Figure4	shows	the	construction	of	the	latch	of	[18].This	latch	not	only	tolerates	
soft	errors	but	also	allows	enhanced	scan	testing	like	[17].This	latch	has	higher	critical	
charge	than	[17].	We	can	obtain	the	latch	by	adding	four	transistors	P10,	P11,	N10	and	
N11to	the	latch	of	[17],	that	is,	by	adding	eight	transistors	P8,	P9,	P10,	P11,	N8,	N9,	N10	
and	N11to	the	CRI	latch	[16].The	input	and	output	ports	are	the	same	as	that	of	[17];	the	
latch	supports	enhanced	scan	testing	in	the	same	way	as	[17].	
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	 If	 an	 error	 occurs	 on	 the	 CRI	 latch,	 DH	 can	 be	 in	 a	 high‐impedance	 state.	 In	
contrast,	DH	is	always	connected	to	either	Vss	or	Vdd	even	if	a	particle	strikes	at	PDH	or	
NDH	in	the	latch	of	[18].	This	property	is	given	by	the	four	additional	latches	P10,	P11,	
N10	and	N11	and	accomplishes	higher	critical	charge.	
	 	
	 The	latch	of	[18]	tolerates	soft	errors	on	the	latch	as	follows:	PDH	is	connected	to	
the	source	/	drain	of	only	PMOS	transistors,	namely	P1,	P2	and	P3.	So,	errors	from	1	to	0	
never	occur	at	PDH	just	like	the	case	of	CRI	latch.	If	errors	from	0	to	1	occur,	it	turns	P6off,	
N2	on,	and	N10	on.	The	on‐state	of	N2	does	not	affect	NDH	because	N3	is	in	an	off‐state.	
Just	like	the	CRI	latch,	P6turns	off.	However	DH	is	not	in	a	high‐impedance	state	due	to	
the	turning	on	of	N10;	DH	is	connected	to	Vdd	because	both	N10	and	N11	are	in	an	on‐
state.	After	a	while,	the	flipped	value	at	PDH	is	dis‐charge	through	P2	and	P3	just	like	the	
CRI	latch.	Similarly	the	latch	of	[18]	tolerates	soft	errors	occurring	at	NDH;	DH	is	never	in	
a	high‐impedance	state.	
	
	 Errors	on	DH	affect	the	output	node	Q	because	DH	is	connected	to	Q	through	the	
inverter	 of	 P7and	N7.	 So,	 the	 value	 of	 Q	 changes	 to	 the	 incorrect	 one	 temporarily.	 In	
addition,	 it	charges	the	state	of	P11and	N11	as	well	as	P3	and	N3.	We	assume	that	the	
correct	value	of	DH	is	one,	the	error	turns	N11	off	and	P11on.	The	turning	off	of	N11	does	
not	affect	to	any	nodes	because	N10	is	an	off‐states.	Because	P10is	an	on‐state,	turning	on	
of	P11connects	DH	to	Vss.	In	the	CRI	latch,	DH	is	dis‐charged	through	P2	and	P3.	In	the	
latch	of	 [18],	DH	 is	dis‐charged	 through	P10	and	P11	as	well	as	P2	and	P3.	This	gives	
higher	critical	charge	than	the	CRI	latch.	
	
4)	Dual	Interlocked	storage	Cell	Latch	(DICE	Latch)	
	 Figure5	shows	the	construction	of	the	latch	of	[7].The	latch	has	short	delay	time,	
low	power	consumption	and	small	area.	The	latch	has	three	inputs	D,	CK	and	CKB.	D	is	a	
normal	input.	CK	is	a	clock	input	and	CKB	is	an	inverted	clock	input.	The	latch	has	three	
nodes	net1,	net2	and	net3	to	store	a	value.	All	the	nodes	are	connected	to	the	source	/	
drain	of	both	PMOS	and	NMOS	transistors	P2,	P5,	P6,	N2,	N5	and	N6;	errors	with	both	
direction	can	occur	at	the	nodes.		
	
	 The	latch	tolerates	a	soft	error	on	the	latch	as	follow:		If	an	error	from	0	to	1	occurs	
at	net2,	 the	 errors	 turns	P1	off	 and	N3	on.	Net	3	 is	 connected	 to	both	of	Vdd	and	Vss	
because	N3,	N6,	P3	and	P6	are	in	an	on‐state.	Net3	store	an	intermediate	value	between	
Vdd	and	Vss.	off,	N2	on,	and	N10	on.	Net1	is	not	affected	because	P1	is	in	an	off‐state.	After	
a	while,	 the	 flipped	 value	 at	 Net2	 is	 dis‐charged	 through	N2,	which	 are	 controlled	 by	
 
Fig.	3.	Soft	error	tolerant	latch	allowing	enhanced	
scan	delay	fault	testing	[17].	
Fig.	2.Cosmic‐ray	immune	(CRI)	latch	[16].	
33 
 
correct	values	at	net1	and	are	in	on‐state.	Net1	and	Net3	tolerate	soft	error	in	the	same	
way	as	net2.	
3. SIMULATION	
	 To	 estimate	 soft	 error	 tolerant	 capability	 of	 these	 latches,	 we	 performed	
simulations	using	HSPICE	and	Predictive	Technology	Model	(PTM)	[19].	Experimentation	
is	performed	at	room	temperature	25	degrees	C.	
	
	 Table	1shows	the	critical	(i.e.	maximum)	charge	(fC)	of	particles	which	each	latch	
can	tolerate	for	nodes	PDH.	PDH	has	the	lowest	critical	charge	for	any	latches.	This	result	
gives	evidence	that	 the	 latch	of	 [18]	has	the	best	soft	error	 tolerant	capability	(i.e.	 the	
highest	critical	charge)	in	the	three	latches.	The	CK‐Q	delay	time	of	the	three	latches	is	
shown	in	Table	1.	The	delay	time	of	the	normal	latch	is	the	shortest	in	these	latches.	The	
average	of	the	peak	power	consumption	for	the	rising	and	falling	edge	of	Yang	FF	is	the	
lowest	in	these	latches.	
4. EXPERIMANTATION	SPECIFICATION	
	 For	the	radiation	experiment,	we	designed	an	actual	device.	Fig.6	shows	the	layout	
of	 the	 actual	 device.	 In	 this	 time,	 experimentation	 are	 performed	 for	 three	 flip‐flops:	
Normal	flip‐flop,	Yang	flip‐flop	and	DICE	flip‐flop.	We	construct	these	flip‐flop	at	180	nm.	
The	power	supply	from	Raspberry	Pie	3	is	3.3	V.	We	will	perform	radiation	test	once	for	
two	hours.	
	
	 Fig7.	Illusrate	the	outline	of	the	experimentation	environmaent	.	The	actual	device	
is	connected	to	a	test	equipment	which	is	designed	on	Raspberry	Pie	3.	All	the	three	FF	
 
Fig.	4.	Soft	Error	Tolerant	Latch	for	Enhanced	Scan	Delay	Testing	with	high	critical	charge	[18].	
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output	a	value	after	six	clock	rising	edge.	Normal	flip‐flop	is	constructed	by	three	master	
slave	 flip‐flop.The	MS‐FF	has	 two	normal	 latches.	The	Yang	 flip‐flop	 is	 constructed	by	
three	MS‐FF	too.	The	MS‐FF	has	CRI	latch	as	master	latch	and	the	latch	of	[18]	as	slave	
latch.	DICE	flip‐flop	is	constructed	by	three	MS‐FF.	The	MS‐FF	has	two	DICE	latches.		
5. CONCLUSION	
	 This	paper	presented	preliminaries	and	specifications	of	the	neutron	radiation	to	
soft	error	hardened	latches.	The	soft	error	is	a	transient‐induced	event	on	memory	and	
logic	 circuits	 caused	 by	 striking	 of	 high	 energy	 neutron	 radiation	 from	 cosmic	 rays.	
However,	evaluations	in	many	papers	provides	not	only	simulation	results	but	also	results	
obtained	by	actual	experiments	including	radiation	tests.	To	confirm	the	validity	of	the	
simulation	results,	we	are	making	experimentation	on	an	actual	device.		
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Fig.	5.	DICE	latch	
TABLE1	
The	critical	Charges	(fC)	of	particles,	Delay	time	(ps)	and	dynamic	power	(uW)of	the	three	latches	
 
normal dice yang1
qcrit(fQ) 9 30 99
delay(ps) 14.21 21.21 38.13
power_rise(uW) 522 576 510
power_fall(uW) 528 601 487
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Fig	6.	
Layout	of	the	actual	device	
	
Fig	7.	
Test	equipment	
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